

System Modeling and Measurement for High Accuracy Verification

December 1st - 4th, 2009, Broomfield/Boulder, Colorado







OUTLINE

PART I : Pulsed IV and S parameters for GaN HEMT compact models presented by T. Reveyrand (XLIM)

PART II : Load Pull Measurement setups presented by T. Gasseling (AMCAD Engineering)







PART I : Pulsed IV and S parameters for GaN HEMT compact models

T. Reveyrand (XLIM)







Pulsed IV measurement system for GaN HEMT compact modeling







Pulsed S parameters



ARFTG Dec 2009



Agilent Technologies

Channel Partner Program

× 5



Pulsed S parameters

Lag identification

Intrinsic parameters extraction

Agilent Technologies

Channel Partner Program

0







Commercially available system from AMCAD Engineering

Agilent Technologies Channel Partner Program

Advanced Modeling for Computer-Aided Desig



Agilent Technologies



Pulsed I(V) and S2P measurements

 Thermot chuck & Pulsed IV and S parameter measurement system used for model extraction

0.5 - 40 GHz
10A/240V
200 ns to 1 ms pulses
- 65 to 200 °C

Dynamic measurements from a quiescent bias point

For each pulsed bias point, the complete S2P parameters (0,04-40GHz) are recorded





Pulsed IV measurement system for GaN HEMT compact modeling







Non-linear Model Extraction

0











Non-linear Models for designers



ARFTG Dec 2009





ARFTG Dec 2009



Thermal effect Modelling



ARFTG Dec 2009









IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 55, NO. 9, SEPTEMBER 2007

Self-Consistent Electrothermal Modeling of Class A, AB, and B Power GaN HEMTs Under Modulated RF Excitation

Vittorio Camarchia, Member, IEEE, Federica Cappelluti, Member, IEEE, Marco Pirola, Member, IEEE, Simona Donati Guerrieri, Member, IEEE, and Giovanni Ghione, Fellow, IEEE







Gate- and drain-lag model topology (for ONE trap)

Trapping effect on the current modeled with a modification of the control voltage (= Vgs)

- Creates transients on Vgs = Current transients
- Charging state of the capacitance = charging state of the traps



Fundamental effect : fill / release trapping time constants are different

- → modeled with an envelope detector
 - Circuits number = Modeled traps number
 - 3 parameters to extract per circuit : Rcaption, Rrelease, k

ARFTG Dec 2009





ARFTG Dec 2009







The current slope phenomenon







The current slope phenomenon









Advanced Modeling for Computer-Aided Desig

The current slope phenomenon







Agilent Technologies

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 55, NO. 12, DECEMBER 2007

An Electrothermal Model for AlGaN/GaN Power HEMTs Including Trapping Effects to Improve Large-Signal Simulation Results on High VSWR

Olivier Jardel, Fabien De Groote, Tibault Reveyrand, Jean-Claude Jacquet, Christophe Charbonniaud, Jean-Pierre Teyssier, Didier Floriot, and Raymond Quéré, Senior Member, IEEE







PART II : Load Pull Measurement setups

T. Gasseling (AMCAD Engineering)







The needs

Existing architectures



Load Pull for Model Validation : LPMV

Specific needs

Measurement definition

Specific Architecture

News trends

ARFTG Dec 2009

Time domain measurements for model validation



Agilent Technologies Channel Partner Program



Load Pull used for PA Design : LPPD

The needs

Existing architectures

Load Pull used for model validation : LPMV

Specific needs

Measurement definition

Specific Architecture

News trends

Time domain measurements for model validation







Load Pull for PA Design

The needs:



Agilent Technologies

From the target definition (Pout, Efficiency, Gain ect.)



Power performances versus Zsource and Z load



ISO-circles plot -> Determination of optimal operating conditions



Transistor performances evaluation associated to given operating conditions for the design of PA.



Transistor model validation





Load Pull for PA Design

LPPD architecture



The LPPD setups have been developed in order to find the transistor's optimal source and load impedances for defined and fixed operating conditions





These LPPDs setups <u>can</u> be used for:

Transistor performances evaluation for given operating conditions (transistor + setup combination)

Determination of optimal load impedances : useful for PA design when nonlinear models are not available

These LPPDs setups <u>can not</u> be used for:

A determination of the intrinsic transistor characteristics useful for transistor model validation.







The answer is: NO. A passive load pull system measures the source power (available) toward the input of the DUT and the power delivered by the DUT to the load.

If a directional coupler is used to measure the power returned by the DUT to the source, in order to assess the really absorbed power by the DUT, then the loss of the input tuner and the coupler **can only be calculated if we know the large signal input impedance of the DUT**.

However: If the **DUT is perfectly input matched** and **only then**, the Efficiency measured equals the Power Added Efficiency defined as:

PAE = (Power <u>delivered</u> to load – Power <u>delivered</u> to DUT) / (DC power); and the Gain measured becomes Power Gain

Gp = Pout-del / Pin-del

ARFTG Dec 2009

But one has to be careful: If the DUT is tuned at the input so that the reflected power to the source (measured via the 4rth port of the input coupler or the third port of a circulator) becomes zero, **this does not mean** the DUT is "input matched", **it means that the setup is matched at the intersection between tuner and circulator**, **not tuner and DUT**



Illustration : Measurements on a FET @ f0=4GHz





Agilent Technologies

Illustration : Measurements on a FET @ f0=4GHz



0

Illustration : Measurements on a FET @ f0=4GHz



Illustration : Measurements on a FET @ f0=4GHz



Agilent Technologies

Channel Partner Program

0

ARFTG Dec 2009

Can a PA Load Pull System measure Power Added Efficiency? : The answer is: NO.

The assumption that the Efficiency measured equals the Power Added Efficiency only when the "**DUT is input matched**" and **only then**, means that this assumption is valid only when the source pull optimization (iso-Pout or Gain circles) is done for a <u>constant</u> amount of input power injected into the DUT.

As a consequence, because the transistor's input impedance is related to the amount of power injected in the DUT, this optimization must be done for each power level.



Advanced Modeling for Computer-Aided Design

Conclusion :

Each time the power injected in the DUT is varied, the transistor input impedance is varied as well, and then the assumption of the perfect matching at the input could not be done any more.

If the transistor's intrinsic PAE needs to be measured, then the source impedance should be optimized for each power step : cumbersome and time consuming

Ordinary load pull architecture are useful for PA designers but raw data such as gain and Efficiency measurements are not accurate enough to be used for model validation.







Conclusion :

In addition, measurements made with power meters are mean power measurements.

When in the bandwidth of the power sensor, the power measured corresponds to the power generated at the fundamental and harmonic frequencies,.

For model validation, the wanted power (at the fundamental frequency) and the power generated at harmonic frequencies, should be measured independently.







Some LPPDs setups have been updated in order to measure the transistor's input reflection coefficient:







Some LPPDs setups have been updated in order to measure the transistor's input reflection coefficient:



Advanced Modeling for Computer-Aided Des

Agilent Technologies Channel Partner Program

Illustration : Gin measurements / LPPD setups

Source pull : for each source impedance, the Gin measurement is de-embedded through a new input tuner's set of S2P bloc file.

While the measurement accuracy if data such as Pout or Transducer Power gain versus Zsource are convenient for PA design ..





Illustration : Gin measurements / LPPD setups

Source pull : for each source impedance, the Gin measurement is de-embedded through a new input tuner's set of S2P bloc file.

Some of them such as $|\Gamma in|$ or power gain are not accurate enough for Model validation



Gamma Source [Real] @ f0





The needs

Existing architectures

Load Pull used for Model Validation : LPMV

Specific needs Measurement definition

Specific Architecture

News trends

Time domain measurements for model validation







Load Pull used for Model Validation

Specific needs



Agilent Technologies

Measurement of the transistor input impedance, whatever the operating conditions (Zload, Power level ect.)



- Narrow band measurements at f0, 2f0, 3f0 ect.
- True calculus of *Γ*in, PAE, Gain ...















Transducer Efficiency is the ratio of the power added by the source + transistor to the power consumed.

$$Eff = \frac{(Pout - Psource)}{PDC}\%$$





Transducer Efficiency is the ratio of the power added by the source + transistor to the power consumed.

$$Eff = \frac{(Pout - Psource)}{PDC}\%$$



Illustration : Measurements on a FET @ f0=4GHz



Illustration : Measurements on a FET @ f0=4GHz



Illustration : Measurements on a FET @ f0=4GHz



Used for PA design

Agilent Technologies

PAE

ARFTG Dec 2009

Transducer Efficiency





Load Pull used for model validation

Specific Architecture











Specific Architecture















News trends

Time domain measurements for model validation

Time domain measurements for MMIC validation







Characteristics of transistor used:

- ✓ V_{BK}>100V
- ✓ Rdson~ 2 ohm
- ✓ Cds=0.9 pF
- ✓ Cgs= 8 pF
- ✓ Rg=0.5 ohm



Device used : 15 W GaN HEMT from CREE CGH60015D

Device size 2mm



Agilent Technologies







Agilent Technologies

Channel Partner Program

× 5





News trends

Time domain measurements for model validation

Time domain measurements for MMIC validation







Advanced Modeling for Computer-Aided Desi

Agilent Technologies I Destroy D



Agilent Technologies

Applications



XLIM – C2S2 123 Avenue Albert Thomas 87060 Limoges Cedex FRANCE http://www.xlim.fr

AMCAD Engineering Ester Technopole BP n⁶915 87 069 Limoges Cedex FRANCE

http://www.amcad-engineering.com



