

Measurements for Optimization of Solid-State Power Amplifiers


Jean-Pierre Teyssier, Tibault Reveyrand, Denis Barataud

XLIM C²S², University of Limoges, 127 avenue Albert Thomas, 87000 Limoges, France



- **Introduction**
- **Quick overview of classical measurement techniques for NL devices**
- **Memory effects characterization and modeling**
- **Waveform engineering based on measurements**
- **Envelope tracking dynamical biasing / pre-distortion**
- **High impedance probing**
- **Conclusion**

RF LDMOS – Bias Tee – Transmission line – Mismatched load




Courtesy of Freescale

☺ This is not exactly what we want, but there is a lot of RF power here!)

Particular case of a nonlinear two-ports device with memory effects

4 instantaneous time-domain variables: $I(V)$ or $B(A)$



$$\begin{cases} v_i(t) = \sqrt{Z_0} [a_i(t) + b_i(t)] \\ i_i(t) = \frac{[a_i(t) - b_i(t)]}{\sqrt{Z_0}} \end{cases} \quad i = (1, 2)$$

➤ Device commands: **incident waves** $a_1(t)$, $a_2(t)$


Instantaneous but recent history required

➤ Device response: **reflected waves** $\begin{cases} b_1(t) = f_{NL} [a_1(t), a_2(t), \dot{a}_1(t), \dot{a}_2(t), \dots] \\ b_2(t) = g_{NL} [a_1(t), a_2(t), \dot{a}_1(t), \dot{a}_2(t), \dots] \end{cases}$

Large number of terms for LF memory

- ☹ Signals with wideband modulations or large peak-to average are distorted
- ☺ These distortions are deterministic, we can compute then (with great efforts!)

First-pass success of design / foundry process / tests of RF SSPAs



NL Meas. for modeling:

- Transistor Model
- Physical phenomena models
- Memory effects

NL Meas. for design:




- Wideband modulated signals
- Waveform engineering
- Envelope tracking data
- Pre-distortion data

NL Meas. for verification/debug:

- Specifications
- Performances
- Reliability
- High Impedance probing

- **Introduction**
- **Quick overview of classical measurement techniques for NL devices**
- **Memory effects characterization and modeling**
- **Waveform engineering based on measurements**
- **Envelope tracking dynamical biasing / pre-distortion**
- **High impedance probing**
- **Conclusion**

Motivation for short pulses : Control of the device **self-heating**



Pulsed S-Parameter meas:



- ⚡ linear elements
- ⚡ nonlinear C(V)elements
- ⚡ equivalent scheme model

Pulsed I(V) meas:


- ⚡ I(V) characteristics
- ⚡ Thermal characterization
- ⚡ Trapping effects

⚠ Fast behavior of GaN devices (thermal, traps): ultra short pulses <50ns required

- Auriga/Diva AU4550
- Keithley 4200 SCS
- Agilent B1500A
- Amcad IVCad-PIV
- Focus Microwaves PIV



Measurement of highly mismatched power devices with large signals





Optimum impedances for:

- Output power
- PAE Max PAE
- Gain

Device performances

- C/I3
- ...




☺ Possible improvements: pulsed or modulated signals, handling of harmonic frequencies




Direct access to source and drain time domain I(V) waveforms


Deep investigations

- Model verification
- Waveform engineering
- Reliability (max slope)
- ...




☺ Special features: Wave probes, NVNA receiver, multi-harmonic tuning, hybrid bias tees

| <div>RF heads</div> <div>Donwconversion</div> | Mixer-based | Sampler-based |
|--|--|--|
| <div>Frequency by frequency acquisition</div> <div>(needs a phase reference gen.)</div> | <div>  </div> <div>Agilent NVNA R&S ZVA+ NMDG</div> | <div>  </div> <div>Anritsu VectorStar + HFE</div> |
| <div>One-shot acquisition of all frequencies</div> <div>(a sampler as phase reference)</div> | <div>Impossible</div> | <div>  </div> <div>VTD SWAP X402 (formerly the MTA, the LSNA)</div> |






NonLinear behavior of RF power amplifiers when a modulated signal is applied



⚠ Needs a specific and complex calibration procedure

Measurements from 10 Hz to 40 GHz




Special low frequency bias tees have been designed

Simple RF test signals :


↪ one-tone (CW) :

⇒ S-parameters, AM/AM and AM/PM, constant envelope
Waveform distortion, compression



↪ 2-tones, 3 tones :

⇒ Intermodulation C/I, IP, LF memory, variable envelope, peak to average
Envelope distortion



Complex RF test signals :

↪ Multitone signals :


⇒ Noise Power Ratio
Signal distortion



↪ Modulated carrier :


⇒ Adjacent Channel Power Ratio
Dynamical behavior of NonLinearities







- **Introduction**
- **Quick overview of classical measurement techniques for NL devices**
- **Memory effects characterization and modeling**
- **Waveform engineering based on measurements**
- **Envelope tracking dynamical biasing / pre-distortion**
- **High impedance probing**
- **Conclusion**



Gm at point A versus measurement conditions







We get 3 very different values of Gm. $Y_{21} \neq dI_D/dV_{DS}$

Consequences of low frequency memory effects on drain current
(thermal effect and trapping effects)











**The drain-lag traps are filled
by VDS maximum value,
even at RF frequencies**

Self-biasing




Drain-lag
status





The device temperature is identical, thus the discrepancy is due to drain lag effects

The PIV measurements put in evidence trapping memory effects

GaN 8x75 μm , Pulses 700ns, Period 1ms, hot biasing point




GaN 8x75 μm , Pulses 700ns, Period 10 μs , cold VDS0=0 biasing point




Trap capture and emission time constants are varying versus temperature: Arrhenius

GaN 8x75 μm , Pulses 700ns, Period 10 μs , cold $V_{DS0}=0$, $V_{GS0}=0$ biasing point





Kink effect only at intermediate temperatures

GaN 8x75 μm , Pulses 700ns, Period 10 μs , cold VDS0=0, VGS0=0 biasing point



This effect is explained by the temperature dependance of trap emission time constant

Ron and Idss measurements at different base-plate temperatures





V_{gs0} : gate bias point.

V_{ds0} : drain bias point.

V_{dsi} : drain pulsed point.

Pulsed I-V characteristics ($V_{GS} = 0V$) from zero power bias point ($V_{DS0} = V_{GS0} = 0V$)


Ron and Idss measurements for different dissipated power



Pulsed I(V) characteristics ($V_{GSi} = 0 V$) from various quiescent bias points ($V_{GS0} = 0 V$, $V_{DS0} = 2-13.5 V$) with fixed thermal chuck at $25^\circ C$

Variable
Temp

Constant
 $P_{diss} = 0W$




The Thermal Resistance is the ratio between the R_{on} slopes

$$R_{ON}(\Delta T) = R_{ON}(T_0) + \frac{dR_{ON}}{dT} \cdot \Delta T$$

$$R_{ON}(P_{diss}) = R_{ON}(0) + \frac{dR_{ON}}{dP_{diss}} \cdot P_{diss}$$

• $T_0 = 25^\circ C$

• $\Delta T = T - T_0$





$$R_{TH} = \frac{\Delta T}{\Delta P_{diss}} = \left(\frac{dR_{ON}}{dP_{diss}} \right) / \left(\frac{dR_{ON}}{dT} \right)$$

☺ Self-heating during pulses is not an issue because we extract a slope


Constant
Temp = $25^\circ C$

Variable
 P_{diss}






3-D Thermal simulation





Heating versus time



$$TEMP = 22,8.(1-e^{-t/\tau_1}) + 21,7.(1-e^{-t/\tau_2}) + 7.(1-e^{-t/\tau_3}) + \dots$$

Thermal equivalent circuit for simulation






This is a possible FET model amongst many “good agreement” or improved models!

Such a model cannot be perfect everywhere, the targeted application must be considered

The trap effects on drain current are taken into account by a modified VGS (V_{gs_int})


Note the unsymmetrical capture and emission effects modeled by the envelope detector



- **We have shown some electrical effects of LF memory effects, there are many others:**
 - *at circuit level when large peak to average are applied*
 - *at system level (Bit Error Ratio)*
 - *phase shifts are to be considered for RADAR applications...*
- **We have shown some techniques to characterize LF memory effects**
 - *a lot of work is carried out in labs to find reliable techniques to separate trapping and thermal effects (same frequency range)*
 - *fast pulses and very low frequency measurements are interesting ways*
- **We have shown some possible modeling approach based on equivalent circuit**
 - *Many model topologies, equations and methods are available*
 - *With improved Volterra models (like X-Parameters), long-term memory effects can now be taken into account with models driven by meas. data*

- **Introduction**
- **Quick overview of classical measurement techniques for NL devices**
- **Memory effects characterization and modeling**
- **Waveform engineering based on measurements**
- **Envelope tracking dynamical biasing / pre-distortion**
- **High impedance probing**
- **Conclusion**


Simplified GaN HEMT model




➤ Minimization of dissipated power:

During ON state V_{ds} must be minimum => **Low $R_{ds,on}$**


During transitions **dV_{ds}/dt and dI_{ds}/dt** must be maximum => **Low capacitances (C_{gs}, C_{ds})**



Two stage PA design




Time domain measurements at internal nodes




High impedance probing for waveform checking and tuning

Comparison with a conventional class F design




Single Stage
conventional class F PA
(PA1)



Two Stage PA with gate source
voltage waveform shaping
(PA2)

Measurement results at connector ports



Comparison between single and two stage Power Amplifiers (same foundry)
Large Signal Measurement results at 4 dB gain compression


- **Introduction**
- **Quick overview of classical measurement techniques for NL devices**
- **Memory effects characterization and modeling**
- **Waveform engineering based on measurements**
- **Envelope tracking dynamical biasing / pre-distortion**
- **High impedance probing**
- **Conclusion**

High Efficiency \Rightarrow Power amplifier architectures based on dynamic biasing techniques

Linearity \Rightarrow Power amplifier architectures based on digital pre-distortion


→ Development of Specific test-Bench

- Identify dynamic drain bias law in presence of memory effects.
- Apply both Envelope Tracking (ET) and Digital Pre-Distortion (DPD) techniques.
- Maximize both PAE and linearity.




Clock synchronization and envelope trigger signals are carefully controlled




Appropriate time alignment between RF signal envelope and drain bias signal are achieved



- Modulated signal is applied to the PA input (QAM16 in the present case).
- Fixed DC voltage is applied to the drain bias port.
- Instantaneous input/ output envelop transfer functions are recorded.


The coordinates of the targeted drain bias law are taken to keep constant saturated gain and high drain efficiency







Time domain Base-band Envelope Magnitude

GaN CREE 10 W @ 3.6 Ghz
(Vgs=-2.65 V, Ids= 190 mA @ 28V)





Large capacitances of the drain bias circuit are removed





- A simple first order base band predistorsion technique
- It consists in extracting spline functions fitting the average of measured dynamic AM/AM and AM/PM characteristics of the ET amplifier, and inverting them
- Can be improved (DSP, FPGA) to consider LF memories



OFDM Signal 128 sub carriers 16QAM at 1MBit/S
Oversampling Ratio=4 $F_e=4\text{MHz}$


GaN CREE 10 W @ 3.6 Ghz ($V_{gs0}=-2.65\text{ V}$, $I_{dsQ}=190\text{ mA}$ @ 28V)

Constant V_{ds}


ET

ET + DPD polynomial

DPD Polynomial




Main effect of Envelope Tracking (ET)



Main effect of Digital PreDistortion (DPD)


- **Introduction**
- **Quick overview of classical measurement techniques for NL devices**
- **Memory effects characterization and modeling**
- **Waveform engineering based on measurements**
- **Envelope tracking dynamical biasing / pre-distortion**
- **High impedance probing**
- **Conclusion**




HIP calibration assumption

$$V_{\text{ref. plane}}(f) = \tilde{K}(f) \cdot V_{\text{raw}}(f)$$

Measurement Setup




1. NVNA calibration (LRRM)



→ Ref. plane = voltage standard

2. Calibration with 1 HIP



$$\rightarrow \tilde{K}(f) = \frac{v_2(f)}{v_{HIP}(f)}$$


- HIP @ ref. plane
- « Sweep-sin »
- Measurements :
 - > V_2 (NVNA calibrated)
 - > V_{HIP} (raw data)

3. Define a new error-matrix (NVNA + 2 HIPs)

Measurement of 2 voltages (M1)


$$\begin{pmatrix} v1 \\ i1 \\ v2 \\ i2 \end{pmatrix} = \begin{bmatrix} \tilde{K}_1 & 0 & 0 & 0 \\ 0 & \tilde{K}_2 & 0 & 0 \\ 0 & 0 & \alpha_2 & \beta_2 \\ 0 & 0 & \gamma_2 & \delta_2 \end{bmatrix} \cdot \begin{pmatrix} r1 \\ r2 \\ r3 \\ r4 \end{pmatrix}$$

$$\begin{matrix} v1(t) \Leftrightarrow v1(t) \\ i1(t) \Leftrightarrow v2(t) \end{matrix}$$




$$V_{be} = 1V$$

$$V_{ce} = 9V$$





930 ps



1. MMICs validation

2. Stability

CW
Stimulus
@ f_0



HIP enables easy detection of oscillations

NVNA enables phases measurements



KNOWLEDGE OF NONLINEAR PHENOMENA
OPTIMAL DESIGN FOR POWER AMPLIFIERS

SIMULATIONS

MEASUREMENTS

Analysis...
Identification...
Understanding...

of

**DYNAMICS
NONLINEAR
PHENOMENA**


■ Time Domain
Integration


Time domain
consistency


Time Domain
Characterization

■ **Harmonic
Balance
+
Envelope
Transient**

Time & space
domains
consistency

NVNA+ HIP



Optimized designs of MMICs

- **Introduction**
- **Quick overview of classical measurement techniques for NL devices**
- **Memory effects characterization and modeling**
- **Waveform engineering based on measurements**
- **Envelope tracking dynamical biasing / pre-distortion**
- **High impedance probing**
- **Conclusion**

- **NonLinear measurement of RF active devices are mandatory**
 - *for transistor test, modeling and model verifications*
 - *for memory effects identification*
 - *for direct optimization of SSPAs*
 - *for reliability investigations*
 -
- **Research is still going on**
 - *New ways to separate and accurately measure LF memories*
 - *New measurement instruments, new set-ups*
- **Cost of NL measurements is to be considered (Return On Invest)**
 - *We estimate that clever NL meas. are the best way for SSPA 1st pass success*



A lot of research on RF NL topics (measurement, modeling, instrumentation...) is carried out in Europe. Here in Vienna it's the good place to thank again the **TARGET Network of Excellence for its unvaluable support.**